As the size and complexity of VLSl circuits increasc, the need for faster floorplanning algorithms also grows. In this work we introduce Traffic, a new method for creating wire-and areaoptimized.floorplans. Through the use of connectivity grouping, simple geometry, and efficient data structures, Traffic achieves higher result 'quality than Simulated Annealing (SA) in a fraction of the time. This speed allows designers to explore a large circuit design space in a reasonable amount of time, rapidly evaluate small changes to big circuits, and quickly produce initial solutions for other floorplanning algorithms.
INTRODUCTION
Despite the amount of academic and industrial research in the area, the challenge of block packing is even tractable by a child: given a set of rectangles, arrange them into the smallest area. This problem is relevant to many fields, from truck loading to OS process scheduling. Additional constraints such as wireminimization or fixed-position blocks make the challenge more complex for VLSl circuit floorplanning. However, even without these additional constraints, floorplanning is difficult and requires heuristics to efficiently solve.
We introduce a two-phase algorithm for block floorplanning called Traffic (Trapezoidal Floorplanning for Integrated Circuits), which seeks to floorplan through simple geometly.
The first phase groups blocks by global and local connectivity using a modified partitioning algorithm. The second phase forms trapezoidal shapes from these grouped blocks. Trapezoids, when given similar slopes on their diagonals, are easily tileable. We use this principle to tessellate these shapes across the floorplan. Since the algorithm and data structures are very simple, each run takes only a thousandth of the time of a Simulated Annealing (SA) run and achieves very good results. Taking the best of many Traffic runs improves the solution quality further while still taking far less time than even a single SA run.
The quality and speed of Traffic indicates many applications.
First is as a final floorplanner, as taking the best of thousands of mns achieves high result quality in a reasonable amount of time.
More significantly, our algorithm allows the circuit design space to be appraised quickly. Engineers using Traffic can quickly evaluate the physical implications of different circuit configurations (i.e., 10 large blocks versus 1000 smaller blocks) or different architectural details [i.e., 16-entry registcr file versus 32-entry). Traffic can also be used to produce initial solutions for other floorplanning algorithms, possibly mitigating their prohibitive runtimes.
Permission to make digital or hard copics of all or part of this work for personal or classroom use is granted without fee provided that copics are not madc or distributed for profit or commercial advantage and that copies bear this notice and the full citation on thc first page. To This paper is organized as follows. Section 2 addresses previous work in the area of floorplanning. Sections 3 and 4 describe the two phases of the Traffic algorithm. Section 5 presents the experimental parameters we use for our results. Section 6 shows circuit results compared with Simulated. Annealing. Finally, Section 7 concludes and addresses future work.
RELATEDWORK
Floorplanning has been studied extensively in the past two decades due to its theoretical and practical importance. Given a VLSl circuit consisting of both fixed or flexible blocks (some of the blocks can be pre-placed at some locations) and a net-list interconnecting these blocks, floorplanning COnStNctS a layout indicating the position and shape of each flexible block such that all nets can be routed and total layout area is minimized. is one that is not necessarily slicing. In general, a non-slicing floorplan can describe any type of packing.
Most of the existing floorplanning algorithms are iterative in nature -start with some initial solution and gradually improve its quality by performing various local moves. A popular choice for exploring the solution space has been Simulated Annealing [1] [9] , where a new solution is selectively accepted based on some probability in a cost function. Moreover, the major focus of recent advances on floorplanning has been on the development of an efficient solution representation and its fast evaluation for SA-based optimization approaches. Unfortunately, however, it has been a widely accepted fact that SA-based algorithms suffer from a prohibitivcly long runtime and require tedious parameter tuning. Figure I shows the pseudocodc for the Traffic algorithm. As stated earlier, this two phasc algorithm first groups blocks (lints 1-3) and then compacts them (lines 1-12). This section describes the initial grouping phase which is based on net-connectivity This process is divided into global nef grouping and local nef grouping, though the division between these terms is grey. Global nets connect distant blocks in a floorplan; however, given a different floorplan of the same blocks, a different set of nets may be considered global.
CONNECTIVITY PHASE

Global Grouping
To minimize longer wires that will bc prescnt in any floorplan, we first partition the blocks using a method called Linear Partitioning and Placement (LPP) which is similar to the partitioning algorithm introduced in [3] . In this scheme, the netgraph is divided into partitions, but the partitions (not the blocks in the partitions) are assumed to be situated in a line. Thus, a connection from partition one to four incurs a higher cost than a connection from partition one to hvo. This produces linearly ordered partitions, which is analogous to block linear ordering [8]. As the next section will show, this linear order is advantageous to us since the Traffic physical algorithm will operate on each partition separately then stack them together to form a final floorplan.
We round the result from Equation 1 to determine the best number of partitions P for N blocks. This empirically derived formula implies that for less than I2 blocks, only one partition should be used. We do not find the one-time execution time of LPP to be burdensome-partitioning a 3000 block circuit takes under IO seconds on our test platform. We also find that this time is completely offset by the speedup of the physical layout phase of Traffic. Since that aspect's runtime is roughly O ( d ) on number of blocks in the partition being worked on, executing on many small partitions is faster than running on one large partition.
Local Grouping
For shorter wires. Traffic binds highly connecfed pairs together in the final layout. Highly connected pairs are two blocks within the same partition which have significantly more inter-block nets than average for that partition. For instance, in the GSRC benchmark n300a, blocks 57 and 16 are connected by I 4 different nets. These are the most highly connected blocks in the circuit, and their distance apart in the final floorplan will make B noticeable impact on the total wiring estimate.
Instead of complicating the physical phase with a cost function to address connectivity, we choose to use a side-effect of the algorithm. As will be explained in more detail in the next section, blocks of the same height will have high spatial locality in each partition. To persuade these highly connected blocks to be adjacent to each other, we expand the shorter block to the height of the taller. Then we lock these highly connected blocks so that they may not rotate. Thus they will rcmain identical height until the termination of the physical algorithm. As the spatial locality of these blocks will bc high in the final layout, these highly-connected pairs will not contribute significantly to the wiring estimate. is_global-best( all-rows 1; The downside to this approach is the increased area used by the expanded blocks. To mitigate this issue, we only bind block pairs whose connectivity is above the 95th percentile. We also rotate these blocks before expansion so as to minimize the amount of padding that will be added. Experiments have shown the expanded size of these blocks does not appreciably affect the final area. Experiments have also shown that binding more than two blocks together degrades results, so a block can only be bound to one other. Execution time of binding blocks is minimal even for large circuits-this completes in under a second for 3000 blocks on our test platform. As with the global grouping, this is a one-time cost as all runs will utilize the same bindings.
PHYSICAL PHASE
After the blocks have been grouped both globally and locally, Traffic begins it's physical layout phase (lines 4-12 in Figure I ). Though wire-minimization is the ultimate goal of Traffic, a floorplan that is packcd more tightly together will tend to have a lower wire estimate. This phase of the algorithm ensures a final layout with as little white-space as possible. We start our explanation of the physical algorithm with a high-level overview of the algorithm, then elaborate on the details. Figure 2 is a graphical representation of what Traffic attempts to do for each partition. In (a), each block is first randomly rotated and then placed into one of many buckets depending on height. For instance, heights 1-15 might go in bucket I, heights 16-31 in bucket 2, and so on. However, blocks that have been bound by the local wire optimization are not rotated (indicated by the two connected blocks in the upper-right). This is the initial placement for Traffic. Buckets are then sorted by height (even buckets ascending and odd buckets descending) and lined up in contiguous rows in (b). Thus each bucket is now a single row and should resemble a trapezoid. Since there is a one-to-one correspondence between buckets and rows, we use the terms interchangeably from here onward. In (c), we move blocks between rows to even their lengths out, and flip the even rows over so that we form rowpairs (i.e., 1-2 and 3-4 in the figure). These rowpairs are then squeezed together tightly, leaving only small gaps between This is repeated for all partitions within 25 steps, thus the constant in the inner loop of the independently, Finally, the partition floorplans are placed atop pscudocode. each other to form a global floorplan in (d). There is no One run is fairly insignificant in its exploration of the solution guarantee the partition floorplans will be of the same width, so space, so we also do runs iteratively (each with a random initial the bounding box becomes the total chip area rotation) to exolore the elobal solution soace. We evaluate each iteratively. This is done for each partition, so line 12 merges all partition floorplans into a global floorplan.
Overview
-.
~~ run based on wire-length or area, and save the best global floorplan in a data structure.
The remainder of this section explains the three most important steps in this algorithm-the initial placement, the mutations, and the squeezing. These are done to each partition individually, and once completed, all partitions are stacked to form the global layout. The remainder of the algorithm is mostly file 110, halfperimeter wire-length estimation, and bookkeeping for saving the best floorplans.
Initial Placement
Line 6 in the pseudocode encapsulates the initial work to create the buckets/rows: set up of data structures, creation of buckets, and placing blocks into buckets. We explain each in tum. 
3).
The block array is filled once upon reading in the data files and never modified, but the row array must be recreated at the beginning of each Traffic run. To create this double array, we must first know the number of buckets to be used for the current partition, The Traffic algorithm determines this with Equation 2.
Equation 2. Number of Traffic buckets for a partition
To derive this formula, we start with an ideal Traffic layout and work backwards to the number of rows needed to make it. This perfect floorplan is one-partition, square, row-based, and without white-space (similar to Figure 2c ). The square's area is simply the sum of the individual blocks' areas since it is completely filled by non-overlapping blocks. Consequently, the height of the this square would be equal to the square-root of this block area sum. If block heights were uniformly distributed, the number of rows would be roughly equal to the height of the square divided by the average height of a block. We then multiply this number of buckets by the ratio of blocks in this partition versus the whale circuit. This will reduce the rows and flatten the partition so that, when later stacked, the global floomlan will be relatively square. Finally, we wish to have an The evcning of the rows, also callcd mutating, usually achieves even row balance within 3 or 4 steps. This lcads to very tight eveo'number of TOWS to fom-pairs with,so we round up to the next even number.
. -layouts with very little white-space. However, it is advantageous to let the mutations continue many more times. As blocks are moved around, the trapezoids change shape, possibly creating tighter fits between row-pairs or better wire estimates. Empirically, we found that the best results are usually found Once Traffic determines the number of buckets, it assigns each an equal range of heights. For instance, if there were 10 buckets and blocks ranged in dimensions from 50 to 100, then the first bucket would be assigned heights 50-54, second bucket assigned heights 55-59, and so on. Blocks are then randomly rotated 0 or 90" (exccpt the highly-connected blocks, which have been locked) and sorted into thesc buckets. As we padded the heights of highly-connectcd blocks to be equal and they did not get rotated, thcy are guaranteed to be in thc same bucket.
Thcrc is no guarantee, in fact it is quite unlikely, that the buckets have an evcn distribution of blocks. Figure 3 shows a typical result of this crude buckct sorting for a partition. This is not a concern since wc will be evening out these bucketslrows in the next stcp. Ccnerally, thesc jagged initial layouts like Figure 3 have 30-50% while-space. Yet, the overhead to set up the data structures and create the buckcts is just a few milliseconds on our test platform. Since our algorithm relies on doing tens, if not hundreds or thousands, of tuns to explore the solution space, this setup specd is important. This is the overhead of a Traffic tunthe real progress is made in the mutations and squeezing.
As mentioned earlier, all non-bound blocks are randomly rotated before being sorted into buckets. This produces up to 2N possible starting arrangcments of N blocks, making cach initial state probably unique in a tractable number of runs. Though starting configurations may converge to the same result after our deterministic mutations, it is safe to say that each Traffic run produces a different layout.
Mutations
After initial bucket creation, we start calling them rows to illustrate how the buckets will appear in the layout. The focus is now on evening their widths, which wc do through mutations (linc U in the pseudocode). Therc are four types of mutations which cven out rows by moving blocks in different ways: Shrittk widest row: moves blocks from the widest row to adjacent rows. Grow nnrrowest row: moves blocks into the narrowest row from adjocenl rows.
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Shrink widest row via rofation: takes blocks from the widest row, rotates them 90", and place them in the rows matching the height ranges of thcse blocks. Grow nnriowest row via rotation: takes blocks from widcrthan-average rows that, when rotated 90D, bclong in the narrowest row.
Traffic docs one shrink and one grow mutation per step. The non-rotating functions are prcferred so they are called first. If the adjacent rows were already too wide to accept blocks or too narrow to remove blocks from, we call the rotate versions instead to get blocks tolfrom non-adjacent rows:
if (shrink-widest_row() = = no change ) shrinkLwidest-row_rotate():
grow-narrowestLrow-rotate();
If all four mutation functions return "no change", all of the blocks must both their locks set. Thus there is no work to do and this run is completed early (line 9 in the pseudocode).
To prevent live-lock, each block is assigned two locks -a movelock and a rotate-lock. Once a block is moved to another row without rotation, its move-lock is set, and once it is rotated and moved its rotate-lock is set. These locks prevent further movement between rows or rotation, respectively. Highly connccted blocks which were bound by the local wire grouping have had both their move and rotate locks preset, so they are guaranteed not to participate in any mutation,
It is important that mutations are deterministic and blind to the floorplan they will create. Whereas Simulated Annealing uses complicated cost functions and probabilistic swaps, Traffic's mutations only strive to even row widths regardless of how this might affect the layout. It is not coincidence, however, that floorplans with even row widths tend to produce less whitespace in Traffic. This simpler cost-function allows mutations to be extremely fast and productive to the layout.
Squeezing Rowpairs
The final step (line 10 of the pseudocode) encompasses sorting even rows ascending and odd TOWS descending, rotating the even rows around, and squeezing the rowpair trapezoids together. Squeezing time is negligible as it only involves small quicksorts and simple arithmetic.
Since highly-connected blocks have the same height, sorting will leave them adjacent. This is why Section 3.2 states that the side-effect of Traffic is sufficient to bind these pairs. They started out in the same row and never moved between rows, and since thesc blocks did not rotate, they will be sorted adjacently. After squeezing is complete, statistics are gathered on this layout and the Traffic step is completed. If it is the best of the 25 layouts produced at each step, it is considered the local best for this partition. After each partition completes this Nn, each local best layout will be stacked to form a global floorplan for that run. If it is the best of all global floorplans, it is the global best. The choice of this annealer over others was due to source-code availability and good performance. We also modified the code to similarly ignore connections to pads and connect all wires to the center of the block. All other code is left the same, and the default cooling schedule and <ompact (which was found to appreciably improve results without a significant time penalty) are used. Unless specified, we do not force fixed-outlimoutput floorplans may be of any aspect ratio. Per the Parquet Makefile, it is compiled undcr GNU g+ 2.95.3 with -03. Thefunroll-loops optimization was not used for Parquet since it made the execution run more slowly. As with Traffic, we do not tune any parameters between executions.
EXPERIMENTAL SETUP
Subsections 6.1, 6.2, and 6.3 will evaluate results for the GSRC benchmarks. Table I lists statistics for each, showing the number of blocks and nets in the circuit. Subsection 6.4 will use the ISPD and MCNC circuits in Table 2 which have been partitioned from standard cells into 300 and 1000 blocks using Flare [3] . The table shows the net and cell count for the original circuit and the nets after partitioning. Not all MCNC circuits are used since some contain too few cells to producc sufficicnt blocks for our expcriments.
EVALUATION
As stated earlier, Traffic produces high quality floorplans in only a fraction of the time of Simulated Annealing. We first compare the performance of these two algorithms when focusing only on white-space minimization, then with fixed-outline constraints, and finally the more relevant cases of wire and large-scale wire minimization, Table 3 shows area-optimization results with data for execution time (in seconds) and white-space (as a percentage o f floorplan).
Area Minimization
For this experiment, we execute the Traffic algorithm for 100 runs and the Parquet Simulated Annealing algorithm for 5 runs, and choose the best area results. Runtime includes all aspects of execution including file 110, and all experimental parameters are as described in Section 5. Since wire-optimization is not needed, Traffic does not perform any block grouping--only the second phase of the algorithm is executed.
It is evident from Table 3 that Traffic produces floorplans with significantly less white-space than SA in far less time, especially for larger numbers of blocks. These numbers are flexible since we could have only done one SA run instead of 5, or done 1000 Traffic runs instead of 100. However, these run-counts were found to be roughly the point of diminishing marginal returns. Table 3 . Area minimization comparison. Data for run-time (in seconds) and white-space (as floorplan percent) is given.
Since modem circuit floorplanning places more emphasis on wire minimization than area minimization, these numbers are no longer relevant to VLSI design. This experiment shows, however, that Traffic is exceptional at solving the 2-D block packing problem.
Fixed Outline Floorplanning
A somewhat more pertinent floorplanning case is enforcing a bounding-box constraint. Top level designs of large chips may include outlines of modules which have yet to be laid out. Though these outlines usually have a reasonable amount of built-in white-space, a fixed-outline floorplanner must be flexible enough to tit any aspect ratio.
The Traffic algorithm is easily adaptable to fixed-outlines if the number of buckets (rows) are computed with Equation 3. This formula is similar to Equation 2 except we don't need to calculate the height of the ideal floorplan since it is given. We also don't round up to the nearest even number. Though this may leave us with an unmatched odd row, the flexibility is needed to achieve anv outline size. is given.
Equation 3.
Number of buckets for a fixed outline. Table 4 shows the average amount of time the Traffic and SA floorplanners take to satisfy the given aspect ratio with 10% white-space. For Traffic, we execute the algorithm 100 times (each of which would involve multiple runs) and average the amount of time it takes fit the given bounding box. For Parquet we specify the aspect ratio option (-AR), the maximum whitespace option (-maxWS), and since it does not stop when it has found a matching solution, 100 runs. Thus the average time to a satisfactory solution is then given as 100 runs divided by the number of successful runs multiplied by the time per run. For example, if there were 20 successful runs out of 100, that would mean an average of 1OOl20 = 5 runs was needed to achieve the outline, and at IO seconds pcr run would give an average time of 50 seconds. If an algorithm could not fit the bounding box within an hour, the table entry is marked with a dash. All other experimental parameters are as given in Section 5. Table 4 . Fixed outline comparison. Data for average time to achieve various aspect ratios with 10% white. space is given.
Though smaller circuits are sometimes difficult for both algorithms, results show that Traffic can quickly adapt its geometry to different aspect ratios by only changing the bucket formula. This means that Traffic continues to provide excellent run-times in fixed outline situations. Table 5 presents results for the more relevant case of wire minimization. Data for run-time (in seconds) and the halfperimeter wire estimate (in mm.) are shown. Setup is as described in Section 5 , except we add the " -m i n x I " switch to Parquet and the analogous switch to Traffic to move the focus to wire reduction rather than white-space. As with the boundless area experiment in Section 6.1, we run both algorithms until the approximate point of diminishing returns ~ IO0 Traffic runs and 5 runs of Parquet. Results are once again slightly mutable by doing more or less runs. No fixed outlines were used, though both algorithms support wire minimization within an outline.
Wire Minimization
In this experiment, runtime improvements are unanimous and the quality improvement of Traffic over SA is clear with more than 50-block floorplans. Given the growing complexity of VLSI circuits, it is reasonable to place more emphasis on these high block-count designs as smaller circuits are tractable enough to be hand-optimized.
Large Scale Wire Minimization
The experimental setup of 6.3 becomes increasingly impractical as chip designs grow larger. For evaluating a large design space or small architectural change, expending over five minutes per Simulated Annealing run for 300 blocks is burdensome. For circuits with even more blocks, run-times easily last hours. Thus practical time limits must be placed on the amount of time expended to achieve a solution. Table 6 . Large scale wire minimization comparison with run-time limit set at one second per block. Data for HP wire estimation (in mm.) is given. Table 6 shows the results for very large HGR circuits with 300 and 1000 blocks. Here we implement a one-second-per-block time limit (i.e., 300 seconds for 300 blocks) and analyze the results. Since this limit is less than SA's normal runtime, the execution is sped up. Parquet, like many SA implementations when given a time limit less than a run, reduces its move time to fit one full run exactly within the limit. Thus, the time limit does not cut-off the SA algorithm, but rather hurries it along. For Traffic, the time limit is more than generous, allowing about 1000 runs on 300 blocks and about 600 runs on 1000 blocks. This gives a reasonable exploration of floorplan solutions.
It is important t O note that results are not comparable between 300-and 1000-block circuits. The wire estimate given is for only inter-block wires -wires contained within a single block are not included. Thus with fewer inter-block nets in the 300-block versions, there will naturally be a lower wire estimate.
Given the trend in Table 5 these results are predictable and show the growing impracticality of Simulated Annealing for modem designs. Predictors can also give us these numbers quickly, but
Traffic produces valid floorplans in the same order of time.
CONCLUSION
Traffic derives its advantages from its fast, efficient algorithm.
A modified partitioner and binding of well-connected blocks performs global and local grouping. This prepares the circuit for the physical phase in which Traffic uses small, static data struchxes to provide quick initial layouts. The iterative mutations, based on a simple heuristic, are rapid and productive. The final step of squeezing uses basic geometry to produce layouts with little white-space, which is correlated to reducing global wire-length. The end-result is an algorithm capable of besting Simulating Annealing results in much less time.
Moreover, we believe the importance of floorplanning speed and quality will only increase. As transistor integration continues to grow, rapid feedback on design changes is needed at all levels of design. At the highest level, architects can no longer assume that the physical design is an independent stage, separate from their concerns. Thus these designers require a way of physically evaluating small changes to large chips, such as changes in buffer sizes and bus width. For this application, Traffic can produce viable floorplans for very large circuits in seconds rather than hours, giving immediate feedback to the architect in similar time as a predictor.
At the block level, engineers must also make educated decisions concerning layouts. Choosing 10 large or 1000 small blocks will make a significant impact on mutability, timing, and similar concerns. Traffic gives layout designers a way to generate and evaluate layouts for all points within this solution space in a practical amount of time and thus improve their design choices.
At the final stage of design, run-time is less critical. Hours are a reasonable investment of time for floorplanning a completed chip, thus SA is a reasonable choice here. In these situations, however, we believe that Traffic can greatly accelerate the speed and improve the quality of the annealing process through the creation of initial solutions. Previous work [I21 has shown that by using a different algorithm for initial placements, Simulated
Annealing can produce better results in significantly less time.
Current Traffic work is focused on quantifying this speedup of SA with our initial solutions. Other ongoing investigations include the addition of rectilinear shapes and fixed blocks to our algorithm, as well as soft-blocks and timing. We are also investigating the use of Traffic in areas other than VLSl design, such as OS process scheduling. Indeed, many common problems such as truck loading and wrapping-paper slicing can be solved with floorplanning techniques. Given the priority on wire rather than area minimization, VLSl floorplanning presents a unique challenge. Traffic, however, successfully addresses this complex problem with scalability in mind.
